Schematic modeling of unit failures of memory elements of onboard electronics of spacecraft under the influence of radiation

2021

Full text Open access: Hybrid Metadata (CSL-JSON)
DOI 10.51301/vest.su.2021.i2.28
Data confidence 70 medium
How this score is calculated

It is built from checkable properties of the record itself: whether the article has a DOI, how many independent sources confirmed its data, whether the required fields are filled in, and how recent the latest confirmation is. Disagreement between sources and a missing identifier lower it. A value of 80 or above means the record was published without further checking; 60 to 79 means it is published at reduced confidence, with a manual check advisable. A record verified by an editor by hand is never pushed below 90 by a recalculation. This scores our data about the article, not the article itself.

Abstract

The main purpose of the work is the circuit simulation of failures of on-board electronic equipment of spacecraft (SC) for various purposes under specified conditions and the parameters of the transistors of the memory element during the passage of a single cosmic ray particle (CR). Actuality of the problem. It is known that during the operation of spacecraft for various purposes, as a result of the impact of cosmic rays (CR), on-board electronic systems fail, which leads to abnormal situations, and in some cases to the loss of satellites, for example, KazSat -1 and Phobos-Grunt. Therefore, this paper uses the method of circuit modeling, which is a highly efficient and relatively low-cost method that allows us to evaluate the circuit parameters of the transistors of the memory element during the passage of a single cosmic ray particle. In this paper, we present the results of circuit failure modeling (SEU and SEL) under radiation exposure to storage devices (memory), which was carried out on the CMOS structure, which is the dominant one in the manufacture of ICS.