Ultra‐low power TIA with variable bandwidth in 0.13 μm CMOS for short‐range optical interconnects

Nga T. H. Nguyen, Ikechi Augustine Ukaegbu, Jamshid Sangirov, Mohammad Hashmi

2021

Full text Open access: Gold Metadata (CSL-JSON)

DOI 10.1049/tje2.12034

Data confidence 70 medium

How this score is calculated

It is built from checkable properties of the record itself: whether the article has a DOI, how many independent sources confirmed its data, whether the required fields are filled in, and how recent the latest confirmation is. Disagreement between sources and a missing identifier lower it. A value of 80 or above means the record was published without further checking; 60 to 79 means it is published at reduced confidence, with a manual check advisable. A record verified by an editor by hand is never pushed below 90 by a recalculation. This scores our data about the article, not the article itself.

Abstract

Abstract An ultra‐low power and variable bandwidth transimpedance amplifier (TIA) for short‐range optical interconnects is presented here. The TIA is implemented in a 0.13m complementary metal oxide semiconductor (CMOS) technology. To reduce the power consumption, the TIA is designed using a regulated cascade topology with capacitor degeneration for frequency enhancement and also operates in the weak inversion mode. With a supply voltage of the range 0.7–0.92 V, a reduced power consumption of 2.9–4.6 mW and a variable bandwidth of the range 3–4.9 GHz are achieved. Clear eye diagrams are obtained at 2.5–6.135 Gbps and a BER of less than 10 −12 with input power of −4.3 to −3 dBm at 2.5–6.135 Gbps, respectively. Also, the TIA achieved a transimpedance gain of 51.2–52.4 dBΩ. The small‐sized chip occupied an area of 0.28 × 0.42 mm 2 with pads and 0.1 × 0.1 mm 2 without pads.