High speed buffer devices on the base of push-pull current amplifiers

2019

Closed access Metadata (CSL-JSON)
DOI 10.1117/12.2536902
Data confidence 70 medium
How this score is calculated

It is built from checkable properties of the record itself: whether the article has a DOI, how many independent sources confirmed its data, whether the required fields are filled in, and how recent the latest confirmation is. Disagreement between sources and a missing identifier lower it. A value of 80 or above means the record was published without further checking; 60 to 79 means it is published at reduced confidence, with a manual check advisable. A record verified by an editor by hand is never pushed below 90 by a recalculation. This scores our data about the article, not the article itself.

Abstract

Method of structural-functional organization of high speed buffer devices on the base of push-pull current amplifiers is considered. The importance and practical expediency of the creation of such types of voltage buffers for obtaining the low error of linearity and high operation speed is substantiated. Push-pull voltage buffers with the input amplifying stages and input current compensation are considered and analyzed. Analytical relations, describing static transfer characteristic, taking into account the circuit core parameters, are given. The components, leading to the linearity error occurrence are determined, ways of its reduction are shown. Voltage buffers with the decreased output resistance are suggested, for this purpose, push pull DC amplifiers are additionally introduced in the circuit, they have profound negative feedback. Computer simulation of the static and dynamic characteristics of the suggested schemes of the voltage buffers has been carried out, the comparative analysis of the results obtained has been performed, the possibility of the construction of high speed buffer devices on the base of push pull current amplifiers has been proved.