Comparative Performance Analysis of Kintex-7 Low Voltage and Kintex UltraScale Technology for Advance Encryption Standard

Neeraj Bisht, Bishwajeet Kumar Pandey, Sandeep Kumar Budhani

2024

DOI 10.1109/sparc61891.2024.10829109

Data confidence 70 medium

How this score is calculated

It is built from checkable properties of the record itself: whether the article has a DOI, how many independent sources confirmed its data, whether the required fields are filled in, and how recent the latest confirmation is. Disagreement between sources and a missing identifier lower it. A value of 80 or above means the record was published without further checking; 60 to 79 means it is published at reduced confidence, with a manual check advisable. A record verified by an editor by hand is never pushed below 90 by a recalculation. This scores our data about the article, not the article itself.

Abstract

This study compared the performance, power consumption, and resource utilization of two FPGA devices (Kintex-7 Low Voltage and Kintex UltraScale) for the AES encryption algorithm. The most significant difference was observed at the LVCMOS 12 where the Kintex UltraScale consumed 164.83% more power than he kintex-7 Low Voltage. The Kintex-7 Low Voltage utilized 50% more Slice LUTs and 93.28% more BUFGCTRL than Kintex UltraScale. The Kintex-7 Low Voltage FPGA is more power-efficient. At the same time, the Kintex UltraScale FPGA may be more suitable for applications that require specialized resource utilization, even if it consumes more power. The study emphasizes the importance of FPGA selection and I/O standards in enhancing power efficiency. It highlights the need to consider power consumption and resource utilization when selecting FPGA devices for complex algorithms like AES encryption.